Spice Simulation of Passive Protection in Smart Power ICs

Related publications (31)

About
Privacy
Disclaimer

Graph Chatbot

Microstructural and electrical characterization of high temperature passivating contacts for silicon solar cells

Recombination at metal/semiconductor interfaces represents the main limitation in mainstream c-Si solar cells, primarily based on the passivated emitter and rear cell (PERC) concept. Full-area passivating contacts based on SiOx/poly-Si stacks are a candida ...

EPFL2024

Graph generative deep learning models with an application to circuit topologies

Igor Krawczuk

Modern integrated circuits are tiny yet incredibly complex technological artifacts, composed of millions and billions of individual structures working in unison. Managing their complexity and facilitating their design drove part of the co-evolution of mode ...

EPFL2024

In Liquido Computation with Electrochemical Transistors and Mixed Conductors for Intelligent Bioelectronics

Matteo Cucchi, Eleni Stavrinidou

Next-generation implantable computational devices require long-term-stable electronic components capable of operating in, and interacting with, electrolytic surroundings without being damaged. Organic electrochemical transistors (OECTs) emerged as fitting ...

Wiley-V C H Verlag Gmbh2023

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

Stefan Nikolic

With Moore's law coming to an end, increasingly more hope is being put in specialized hardware implemented on reconfigurable architectures such as Field-Programmable Gate Arrays (FPGAs). Yet, it is often neglected that these architectures themselves experi ...

EPFL2023

Dielectric Elastomer Actuator-Based Valveless Impedance-Driven Pumping for Meso- and Macroscale Applications

Yves Perriard, Yoan René Cyrille Civet, Thomas Guillaume Martinez, Francesco Clavica, Armando Matthieu Walter, Amine Benouhiba, Silje Ekroll Jahren

Impedance pumps are simple designs that allow the generation or amplification of flow. They are fluid-filled systems based on flexible tubing connected to tubing with different impedances. A periodic off-center compression of the flexible tubing causes the ...

2023

In-vivo investigation of electrochemical behavior of Ti and CoCrMo alloy in human synovial fluids

Yueyue Bao

With the development of modern medical techniques, the application of orthopedic implants has been continually increasing in recent years. Passive materials, such as Ti and its alloys as well as CoCrMo alloys, are widely used in artificial joints due to th ...

EPFL2023

A Deep-Learning Approach to Side-Channel Based CPU Disassembly at Design Time

Mirjana Stojilovic

Side-channel CPU disassembly is a side-channel attack that allows an adversary to recover instructions executed by a processor. Not only does such an attack compromise code confidentiality, it can also reveal critical information on the system’s internals. ...

IEEE2022

Characterization and Development of Fired Passivating Contacts for Silicon Solar Cells

Mario Joe Lehmann

One of the key elements to improve mainstream crystalline silicon (c-Si) solar cell performance is surface passivation, which is at the center of the ongoing transition from cells with direct silicon-metal contacts to full area passivating contacts. In the ...

EPFL2022

Design and management of three-dimensional multi-processor systems-on-chip with integrated flow cell arrays

Halima Najibi

Three-Dimensional Multi-Processor Systems-on-Chip (3D MPSoCs) are promising solutions for highly intensive Artificial Intelligence (AI) and Big Data applications. They combine remarkably dense computation capabilities and massive communication bandwidths. ...

EPFL2022

A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications

Edoardo Charbon, Claudio Bruschini, Andrei Ardelean, Paul Mos, Arin Can Ülkü, Michael Alan Wayne

In this article, we report on SwissSPAD3 (SS3), a 500 x 500 pixel single-photon avalanche diode (SPAD) array, fabricated in 0.18-mu m CMOS technology. In this sensor, we introduce a novel dual-gate architecture with two contiguous temporal windows, or gate ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2022

Page 1 of 4

A 500 x 500 Dual-Gate SPAD Imager With 100% Temporal Aperture and 1 ns Minimum Gate Length for FLIM and Phasor Imaging Applications

Edoardo Charbon, Claudio Bruschini, Andrei Ardelean, Paul Mos, Arin Can Ülkü, Michael Alan Wayne

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2022