Publication

Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays

Related publications (66)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays

Graph Chatbot

Chat with Graph Search

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs

Self-replication of complex digital circuits in programmable logic devices

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Compiling custom instructions onto expression-grained reconfigurable architectures

Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays.

Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs

Self-replication of complex digital circuits in programmable logic devices

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Compiling custom instructions onto expression-grained reconfigurable architectures

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays.