Publication

Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays

Publications associées (66)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays

Graph Chatbot

Chattez avec Graph Search

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs

Self-replication of complex digital circuits in programmable logic devices

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Compiling custom instructions onto expression-grained reconfigurable architectures

Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays.

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Self-replication of complex digital circuits in programmable logic devices

Compiling custom instructions onto expression-grained reconfigurable architectures

Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems

Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays.

Regular Fabric Design with Ambipolar CNTFETs for FPGA and Structured ASIC Applications

Thermal Balancing Policy for Multiprocessor Stream Computing Platforms

Exploiting Fast Carry-Chains Of Fpgas For Designing Compressor Trees

Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs