Publication

System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits

Related publications (44)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits

Graph Chatbot

Chat with Graph Search

Selective Redundancy-Based Design Techniques for the Minimization of Local Delay Variations

Design of Compact Imperfection-Immune CNFET Layouts for Standard-Cell-Based Logic Synthesis

Full-wafer fabrication by nanostencil lithography of micro/nanomechanical mass sensors monolithically integrated with CMOS

Design and Realization of a Fault-Tolerant 90nm Cryptographic Engine Capable of Performing under Massive Defect Density

Above-IC RF MEMS devices for communication applications

Design and fabrication of suspended-gate MOSFETs for MEMS resonator, switch and memory applications

Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits

NoC Design and Implementation in 65 nm Technology

A standard CMOS multi-channel single-chip receiver for multi-gigabit optical data communications

Full wafer integration of NEMS on CMOS by nanostencil lithography