Publication

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Graph Chatbot

Chat with Graph Search

An Analytical Model of Hardware Transactional Memory

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Microarchitectural Low-Power Design Techniques for Embedded Microprocessors

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Memory Systems and Interconnects for Scale-Out Servers

Microarchitectural Low-Power Design Techniques for Embedded Microprocessors

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

An Analytical Model of Hardware Transactional Memory

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Memory Systems and Interconnects for Scale-Out Servers

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement