Publication

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Publications associées (154)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache

Graph Chatbot

Chattez avec Graph Search

An Analytical Model of Hardware Transactional Memory

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Microarchitectural Low-Power Design Techniques for Embedded Microprocessors

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Memory Systems and Interconnects for Scale-Out Servers

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Microarchitectural Low-Power Design Techniques for Embedded Microprocessors

Method and apparatus for low power chip-to-chip communications with constrained ISI ratio

An Ultra-Low Power NVM-Based Multi-Core Architecture for Embedded Bio Signal Processing

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

An Analytical Model of Hardware Transactional Memory

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

Memory Systems and Interconnects for Scale-Out Servers

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique