Publication

A Circuit Synthesis Flow for Controllable-Polarity Transistors

Related publications (101)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Circuit Synthesis Flow for Controllable-Polarity Transistors

Graph Chatbot

Chat with Graph Search

MIXSyn: An Efficient Logic Synthesis Methodology for Mixed XOR-AND/OR Dominated Circuits

A High-Level Synthesis Flow for the Implementation of Iterative Stencil Loop Algorithms on FPGA Devices

Biconditional BDD: A Novel Canonical BDD for Logic Synthesis targeting XOR-rich Functions

A CMOS-compatible silicon photonic platform for high-speed integrated opto-electronics

Closing the Gap between FPGA and ASIC

Design Methodology for Ultra Low-Power Analog Circuits using Next Generation BSIM 6 Compact Model

On Synthesis for Unbounded Bit-vector Arithmetic

A 10-bit 50-MS/s Redundant SAR ADC with Split Capacitive-Array DAC

Integrated Circuits and Logic Operations Based on Single-Layer MoS2

Process Variation and Leakage Power