Publication

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Related publications (106)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Graph Chatbot

Chat with Graph Search

CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers

Fabrication and characterization of wafer-level deep TSV arrays

EigenMaps: Algorithms for Optimal Thermal Maps Extraction and Sensor Placement on Multicore Processors

Thermal Characterization of Cloud Workloads on a Power-Efficient Server-on-Chip

Self-Aligned 3D Chip Integration Technology and Through-Silicon Serial Data Transmission

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Hierarchical Thermal Management Policy for High-Performance 3D Systems with Liquid Cooling

3D Integration Technology for Lab-on-a-Chip Applications

CELONCEL: Effective Design Technique for 3-D Monolithic Integration targeting High Performance Integrated Circuits

Die-Level TSV Fabrication Platform for CMOS-MEMS Integration