A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
The high molecular weight and low concentration of brain glycogen render its noninvasive quantification challenging. Therefore, the precision increase of the quantification by localized (13) C MR at 9.4 to 14.1 T was investigated. Signal-to-noise ratio inc ...
A topology for the calibration of DAC errors in multi-bit sigma delta modulators is presented. The proposed technique enables the calibration to proceed in the background. In this technique, two DACs are used in a time-interleaved fashion. One DAC is calib ...
We present noise and distortion measurements of multicast copies generated in a self-seeded parametric mixer. Linear mixer operation is achieved by distortion-free Brillouin suppression resulting in high signal-to-noise and distortion-ratio (SINAD) wavelen ...
Institute of Electrical and Electronics Engineers2011
A 16-channel neural action potential recording IC suitable for large-scale integration with multi-electrode arrays (MEAs) is presented. A closed-loop gain of 60 dB in the action potential band is achieved by cascading differential gain-stages utilizing a n ...
In this paper, the bit error rate (BER) performance for an ultra-wide bandwidth (UWB) impulse radio in an additive white Gaussian noise (AWGN) transmission channel and with Gaussian jitter is estimated. The assumed receiver combines the received pulses to ...
In point-to-point source-channel communication with a fidelity criterion and a transmission cost constraint, the region of achievable cost and fidelity pairs is completely characterized by Shannon's separation theorem. However, this is in general only true ...
A new architecture for successive-approximation register analog-to-digital converters (SAR ADC) using generalized non-binary search algorithm is proposed to reduce the complexity and power consumption of the digital circuitry. The proposed architecture is ...
A current-mode ΔΣ analog-to-digital data converter (ADC) for biomedical readout front-end systems is being presented. The core of this circuit is a current-controlled ring oscillator (CCO) whose oscillation frequency is proportional to the inpu ...
Clock timing jitter refers to random perturbations in the sampling time in analog-to-digital converters (ADCs). The perturbations are caused by circuit imperfections in the sampling clock. This paper analyzes the effect of sampling clock jitter on the acqu ...
The transceivers of a wireless sensor network (WSN) have to fulfill the low-power and low-voltage constraints. The WiseNET project has already proven that it is possible to design a receiver working at 1V and consuming less than 2mW. However this transceiv ...
