Impact of Asymmetric Configurations on the Heterogate Germanium Electron-Hole Bilayer Tunnel Field-Effect Transistor Including Quantum Confinement
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Single-walled carbon nanotube field effect transistors (CNTFETs) are used as NH3 gas sensors and their sensing performances are studied in terms of gate biasing effect. By applying a positive gate bias, a high sensitivity of 178.5% per ppm, is achieved. Th ...
This work reports on the physical definition and extraction of threshold voltage in Tunnel FETs based on numerical simulation data. It is shown that the Tunnel FET has the outstanding property of having two threshold voltages: one in terms of gate voltage, ...
The influences of trapped charges on carrier transport in carbon nanotubes (CNTs) are studied using CNT field-effect transistors with a partial top-gate and a global back-gate. Trapped charges induced by the global back-gate voltage sweeping (+/- 20 V) pro ...
An analytical model for the suspended-gate field-effect transistor (SGFET), dedicated to the dc analysis of SGFET logic circuits, is developed. The model is based on the depletion approximation and expresses the pull-in voltage, the pull-out voltage, and t ...
This work reports on the analysis of high voltage lateral devices. Two different architectures, self-aligned LDMOS and non-self-aligned XDMOS are presented and used in this work. For the separation of the physical effects that take place inside the HV devi ...
Boltzmann electron energy distribution poses a fundamental limit to lowering the energy dissipation of conventional MOS devices, a minimum increase of the gate voltage, i.e. 60 mV, is required for a 10-fold increase in drain-to-source current at 300 K. Neg ...
