Publication

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Related publications (47)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Graph Chatbot

Chat with Graph Search

Single-photon Avalanche Diodes in sub-100nm Standard CMOS Technologies

Power-Performance Scalable Integrated Circuit Design Using Subthreshold MOS

Microelectronics Meets Biology

Ultra-Sensitive Capacitive Detection Based on SGMOSFET Compatible With Front-End CMOS Process

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor

Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

Copper / low-k technological platform for the fabrication of high quality factor above-IC passive devices

Full wafer integration of NEMS on CMOS by nanostencil lithography

Full wafer integration of NEMS on CMOS by nanostencil lithography

Microelectronics Meets Biology

Ultra-thin nanograin polysilicon devices for hybrid CMOS-NANO integrated circuits

Copper / low-k technological platform for the fabrication of high quality factor above-IC passive devices

Single-photon Avalanche Diodes in sub-100nm Standard CMOS Technologies

Power-Performance Scalable Integrated Circuit Design Using Subthreshold MOS

Full wafer integration of NEMS on CMOS by nanostencil lithography

Full wafer integration of NEMS on CMOS by nanostencil lithography

Deep-submicron embedded processor architectures for high-performance, low-cost and low-power

Ultra-Sensitive Capacitive Detection Based on SGMOSFET Compatible With Front-End CMOS Process

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor