Publication

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Related publications (47)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Graph Chatbot

Chat with Graph Search

A Low-Power Low-Cost 24 GHz RFID Tag With a C-Flash Based Embedded Memory

Heterogeneous integration of ReRAM crossbars in a CMOS foundry chip

System-level Assessment and Area Evaluation of Spin Wave Logic Circuits

A ReRAM-Based Non-Volatile Flip-Flop with Sub-VT Read and CMOS Voltage-Compatible Write

Low-power RF modeling of a 40nm CMOS technology using BSIM6

A 500 fW/bit 14 fJ/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS

Towards Multi-Fabric 3D Integration Architectures

Development of a versatile low-power 24 GHz phased array front-end in 90 nm CMOS technology

Ferroelectric Field Effect Transistor for Memory and Switch Applications

Benchmarking of standard-cell based memories in the sub-VT domain in 65-nm CMOS technology