Publication

Impact of Data Serialization over TSVs on Routing Congestion in 3D-Stacked Multi-Core Processors

Related publications (34)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Impact of Data Serialization over TSVs on Routing Congestion in 3D-Stacked Multi-Core Processors

Graph Chatbot

Chat with Graph Search

Thermal and Voltage-Aware Performance Management of 3D MPSoCs with Flow Cell Arrays and Integrated SC Converters

The Michelangelo step: removing scalloping and tapering effects in high aspect ratio through silicon vias

A Real-Time Multi-Camera Depth Estimation ASIC with Custom On-Chip Embedded DRAM

Design Optimization of 3D Multi-Processor System-on-Chip with Integrated Flow Cell Arrays

Copper TSV-Based Process Development for Die-Level Homogeneous and Heterogeneous 3D Integration Platform

Hardware/Software Co-Design of Ultra-Low Power Biomedical Monitors

Copper TSV-Based Die-Level Via-Last 3D Integration Process with Parylene-C Adhesive Bonding Technique

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Memory Systems and Interconnects for Scale-Out Servers

A Die-Level Post-CMOS Processing Protocol for Multi-Layer 3D Integration