Publication

Charge-Based Modeling of Double-Gate and Nanowire Junctionless FETs Including Interface-Trapped Charges

Related publications (44)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Junctionless nano-electro-mechanical resonant transistor

Mihai Adrian Ionescu, Sebastian Thimotee Bartsch

A junctionless Nano-Electro-Mechanical (NEM) resonator, comprising a highly doped conductive channel (4) connecting a drain (9) and a source (10) electrode and movably fixed by at least two ends (11, 11') acting as said source and drain electrodes, respect ...

2014

FinFET integrated low-power circuits for enhanced sensing applications

Mihai Adrian Ionescu, Antonios Bazigos, Alexandru Rusu, Sara Rigante, Paolo Livi

This work presents different circuit architectures that combine sensing and signal readout functions. The basic building block is a Fin Field-Effect Transistor (Fin-FET) used as both sensor and metal gate transistor. Moreover, a hybrid partially gated FinF ...

Elsevier2013

Encapsulated Low Frequency Vibrating Body Field Effect Resonator

Marion Hermersdorf

Resonators for time and frequency reference applications are essential elements found in most electronic devices surrounding us. The continuous minimization and ubiquitous distribution of such electronic devices and circuits demands for resonators of small ...

EPFL2013

Single-layer MoS₂

Branimir Radisavljevic

This thesis explores the electronic properties of one layered transition-metal dichalcogenide – single-layer MoS2, and demonstrates the first transistors and integrated circuits with characteristics that outperform graphene electronics in many aspects and ...

EPFL2013

High-k dielectric FinFETs towards Sensing Integrated Circuits

Mihai Adrian Ionescu, Didier Bouvet, Sara Rigante

This work presents a well-defined electronic device, namely a n-channel high-k dielectric FinFET (Fin Field Effect Transistor) as new label-free sensor for enhanced sensing integrated circuits. Metal gate FinFETs on bulk Si have been successfully electrica ...

IEEE2013

Transient Off-Current in Junctionless FETs

Jean-Michel Sallese, Didier Bouvet, Farzan Jazaeri, Lucian Barbut

We report preliminary measurements of transient drain current undershoot with time constants of the order of milliseconds in thick and highly doped n-type junctionless fieldeffect transistors. This effect might be attributed to a process involving generati ...

Ieee-Inst Electrical Electronics Engineers Inc2013

Electrical contacts to single nanowires: a scalable method allowing multiple devices on a chip. Application to a single nanowire radial p-i-n junction

Martin Heiss, Anna Dalmau Mallorquí, Carlo Colombo, Pierre Loïc Blanc

Semiconductor nanowires are currently at the forefront of research in the areas of nanoelectronics and energy conversion. In all these studies, realising electrical contacts and statistically relevant measurements is a key issue. We propose a method that e ...

Inderscience2013

Beyond Scaling

Luca De Michielis

Over the recent decades, the balance between increasing the complexity of computer chips and simultaneously reducing cost per bit has been accommodated by down-scaling. While extremely successful in the past, this approach now faces grave limitations leadi ...

EPFL2012

From All-Si Nanowire TFETs Towards III-V TFETs

Hesham Ghoneim

Performance improvement by device scaling has been the prevailing method in the semiconductor industry over the past four decades. However, current silicon transistor technology is approaching a fundamental limit where scaling does not improve device perfo ...

EPFL2012

Multi-gate Si nanowire MOSFETs

Mohammad Najmzadeh

Multi-gate devices e.g. gate-all-around (GAA) Si nanowires and FinFETs are promising can- didates for aggressive CMOS downscaling. Optimum subthreshold slope, immunity against short channel effect and optimized power consumption are the major benefits of s ...

EPFL2012