Publication

Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure

Graph Chatbot

Chat with Graph Search

Design and fabrication of suspended-gate MOSFETs for MEMS resonator, switch and memory applications

CMOS Implementation of Low Power Kohonen’s Neural Network for Medical Applications

Design and Realization of a Fault-Tolerant 90nm Cryptographic Engine Capable of Performing under Massive Defect Density

ASIC for High-Speed-Gating and Free Running Operation of SPADs

Full wafer integration of NEMS on CMOS by nanostencil lithography

Full wafer integration of NEMS on CMOS by nanostencil lithography

Via-Programmable Expanded Universal Logic Gate in MCML for Structured ASIC Applications: Part I - Circuit Design

Design methodology based on the analog blocks retargeting from bulk to FD SOI using EKV model

SOI mixed-mode design techniques and case studies

Blinking long-range connections increase the functionality of locally connected networks

Design and fabrication of suspended-gate MOSFETs for MEMS resonator, switch and memory applications

Design methodology based on the analog blocks retargeting from bulk to FD SOI using EKV model

CMOS Implementation of Low Power Kohonen’s Neural Network for Medical Applications

Full wafer integration of NEMS on CMOS by nanostencil lithography

Design and Realization of a Fault-Tolerant 90nm Cryptographic Engine Capable of Performing under Massive Defect Density

Blinking long-range connections increase the functionality of locally connected networks

SOI mixed-mode design techniques and case studies

Via-Programmable Expanded Universal Logic Gate in MCML for Structured ASIC Applications: Part I - Circuit Design

ASIC for High-Speed-Gating and Free Running Operation of SPADs

Full wafer integration of NEMS on CMOS by nanostencil lithography