Publication

High-performance low-power near-vt resistive memory-based fpga

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

High-performance low-power near-vt resistive memory-based fpga

Graph Chatbot

Chat with Graph Search

An All-Digital 1 Mbps, 57 pJ/bit Bluetooth Low Energy (BLE) Backscatter ASIC in 65 nm CMOS

WR2A: A Very-Wide-Register Reconfigurable-Array Architecture for Low-Power Embedded Devices

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

FPGA Architecture: Principles and Progression

Optimization Methods for Control: From Embedded Programmable Hardware to Data-Driven Process Optimization

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

Energy-Efficient Design Techniques for High-Speed Wireline Serial Links

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

JPEG XS-A New Standard for Visually Lossless Low-Latency Lightweight Image Coding

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing