Publication

Reduction of the effects of spurious PLL tones on A/D converters

Related publications (34)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

High-Speed ADC Design and Optimization for Wireline Links

Ayça Akkaya

The ever-growing global internet traffic has increased demand for higher speed data transmission. As the bandwidth requirements of wireline links increase, extensive digital equalization techniques are required to compensate for the high-frequency channel ...

EPFL2021

Uncertain Sampling with Certain Priors

Golnooshsadat Elhami

Sampling has always been at the heart of signal processing providing a bridge between the analogue world and discrete representations of it, as our ability to process data in continuous space is quite limited. Furthermore, sampling plays a key part in unde ...

EPFL2021

A 32 Gb/s PAM-16 TX and ADC-Based RX AFE with 2-tap embedded analog FFE in 28 nm FDSOI

Yusuf Leblebici, Firat Çelik, Ayça Akkaya

This paper presents a 32 Gb/s 16-level pulse amplitude modulation (PAM-16) source-series-terminated transmitter (TX) and a receiver (RX) analog front-end (AFE) in 28 nm FDSOI. The 8-way time-interleaved successive-approximation register (SAR) analog-to-dig ...

2021

Media item relighting technique

Martin Vetterli, Loïc Arnaud Baboulaz, Damien Firmenich, Niranjan Thanikachalam

The present invention concerns a method of method of relighting a media item comprising media elements. The method comprises, for at least some of the media elements: determining, in a first signal domain, a light transport function describing the appearan ...

2017

A DAC Assisted Speed Enhancement Technique for High Resolution SAR ADC

Mustafa Kilic, Yusuf Leblebici

In this paper, a technique aiming at enhancing the conversion speed of asynchronous high resolution SAR ADCs is presented. In conventional SAR ADCs, the capacitive DAC size is growing exponentially with the converter resolution. The settling time of the MS ...

2017

Generalized Poisson Summation Formula for Tempered Distributions

Michaël Unser, Quy Ha Nguyen

The Poisson summation formula (PSF), which relates the sampling of an analog signal with the periodization of its Fourier transform, plays a key role in the classical sampling theory. In its current forms, the formula is only applicable to a limited class ...

IEEE2015

Sampling based on timing: Time encoding machines on shift-invariant subspaces

Martin Vetterli, David Gontier

Sampling information using timing is an approach that has received renewed attention in sampling theory. The question is how to map amplitude information into the timing domain. One such encoder, called time encoding machine, was introduced by Lazar and To ...

Elsevier2014

Mitigation of clipping in sensors

Ali H. Sayed

One major source of nonlinear distortion in analog-to-digital converters (ADCs) is clipping. The problem introduces spurious noise across the bandwidth of the sampled data. Prior works recover the signal from the acquired samples by relying on oversampling ...

IEEE2013

An Algorithm to Compensate the Effects of Spurious PLL Tones in Spectrum Sensing Architectures

Ali H. Sayed

In a nonideal PLL circuit, leakage of the reference signal into the control line produces spurious tones. When the distorted PLL signal is used as a sampling clock to an analog-to-digital converter (ADC), it creates spurious sidebands in the sampled data a ...

IEEE2012

Clock Jitter Compensation in High-Rate ADC Circuits

Ali H. Sayed

Clock timing jitter refers to random perturbations in the sampling time in analog-to-digital converters (ADCs). The perturbations are caused by circuit imperfections in the sampling clock. This paper analyzes the effect of sampling clock jitter on the acqu ...

IEEE2012