Publication

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Related publications (123)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Graph Chatbot

Chat with Graph Search

Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors

The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Doping-free complementary inverter enabled by 2D WSe2 electrostatically-doped reconfigurable transistors

Experimental g(m)/I-D Invariance Assessment for Asymmetric Double-Gate FDSOI MOSFET

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology

Tunnel fet based non-volatile memory boosted by vertical band-to-band tunneling

A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

Variability of Low Frequency Noise and mismatch in enclosed-gate and standard nMOSFETs