Publication

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

Related publications (75)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

Graph Chatbot

Chat with Graph Search

In Search of Lost Bandwidth: Extensive Reordering of DRAM Accesses on FPGA

DynaBurst: Dynamically Assemblying DRAM Bursts over a Multitude of Random Accesses

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

A 24 kb Single-Well Mixed 3T Gain-Cell eDRAM with Body-Bias in 28 nm FD-SOI for Refresh-Free DSP Applications

Bridging the Latency Gap between NVM and DRAM for Latency-bound Operations

Improving Energy-Efficiency in Dynamic Memories Through Retention Failure Detection

GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI

FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems

Design Guidelines for High-Performance SCM Hierarchies