Publication

Three-Input Gates for Logic Synthesis

Related publications (100)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Three-Input Gates for Logic Synthesis

Graph Chatbot

Chat with Graph Search

Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology

Building a Calculus of Data Structures

Low-Noise Microwave Performance of 0.1 mu m Gate AlInN/GaN HEMTs on SiC

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

Novel Library of Logic Gates with Ambipolar CNTFETs: Opportunities for Multi-Level Logic Synthesis

Approximate BDD Minimization by Weighted A*

Arithmetic Optimization for Custom Instruction Set Synthesis

On Set-Driven Combination of Logics and Verifiers

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

On the Complexity of the Port Assignment Problem for Binary Commutative Operators in High-Level Synthesis

Power Consumption of Logic Circuits in Ambipolar Carbon Nanotube Technology

Low-Noise Microwave Performance of 0.1 mu m Gate AlInN/GaN HEMTs on SiC

Novel Library of Logic Gates with Ambipolar CNTFETs: Opportunities for Multi-Level Logic Synthesis

Building a Calculus of Data Structures

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs

On Set-Driven Combination of Logics and Verifiers

Approximate BDD Minimization by Weighted A*

Arithmetic Optimization for Custom Instruction Set Synthesis

On the Complexity of the Port Assignment Problem for Binary Commutative Operators in High-Level Synthesis

Methodology for the Digital Calibration of Analog Circuits and Systems Using Sub-binary Radix DACs