Publication

A start-up boosting circuit with 133× speed gain for 2-transistor voltage reference

Kyojin Choo
2017
Conference paper
Abstract

This work presents a start-up boosting circuit designed for fast stabilization of a 2-transistor voltage reference. A clock injection method is used to induce a large bias on the 2-transistor voltage reference resulting in a fast output voltage settling which is critical to reducing initialization time for analog components, reducing energy consumption. The fast stabilization technique is implemented in 180nm CMOS process and uses 0.404mm 2 of area. Measurement from test chips shows 50.4μW power consumption during start-up phase with 133x speed gain.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.