Publication

A 67-fsrms Jitter, −130 dBc/Hz In-Band Phase Noise, −256-dB FoM Reference Oversampling Digital PLL With Proportional Path Timing Control

Related publications (34)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 67-fsrms Jitter, −130 dBc/Hz In-Band Phase Noise, −256-dB FoM Reference Oversampling Digital PLL With Proportional Path Timing Control

Graph Chatbot

Chat with Graph Search

VO2 oscillators coupling for Neuromorphic Computation

Resistive coupled VO2 oscillators for image recognition

Mutually Coupled Time-to-Digital Converters (TDCs) for Direct Time-of-Flight (dTOF) Image Sensors

A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector

Single-chip electron spin resonance detectors operating at 50 GHz, 92 GHz, and 146 GHz

Driven dual phase lock loop

Ultra Low-Power Frequency Synthesizers for Duty Cycled IoT radios

20-300 MHz Frequency Generator with-70 dBc Reference Spur for Low Jitter Serial Applications

A Wideband MDLL with Jitter Reduction Scheme for Forwarded Clock Serial Links in 40 nm CMOS

Pixel parallel localized driver design for a 128 x 256 pixel array 3D 1Gfps image sensor