Publication

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

Related publications (108)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs

Graph Chatbot

Chat with Graph Search

Detailed Placement for Dedicated LUT-Level FPGA Interconnect

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

FPGA Architecture: Principles and Progression

NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs

LUT-Based Optimization For ASIC Design Flow

Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?

X-Attack: Remote Activation of Satisfiability Don’t-Care Hardware Trojans on Shared FPGAs

Programmable Logic Gates Based On Tunable Multistable Mechanisms

Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs

Design and experimental validation of an FPGA-based PMU simultaneously compliant with P and M performance classes