The suspended-gate MOSFET (SG-MOSFET): A modeling outlook for the design of RF MEMS switches and tunable capacitors
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Resonators for time and frequency reference applications are essential elements found in most electronic devices surrounding us. The continuous minimization and ubiquitous distribution of such electronic devices and circuits demands for resonators of small ...
In a conventional design and manufacturing process, turbine blades are modeled based on reverse engineering or on parametric modeling with Computer Fluids Dynamics (CFD) optimization. Then, only raises the question of the manufacturing of the blades. As th ...
Doubly-clamped nanowire electromechanical resonators that can be used to generate parametric oscillations and feedback self-sustained oscillations. The nanowire electromechanical resonators can be made using conventional NEMS and CMOS fabrication methods. ...
Over the recent decades, the balance between increasing the complexity of computer chips and simultaneously reducing cost per bit has been accommodated by down-scaling. While extremely successful in the past, this approach now faces grave limitations leadi ...
Technology scaling improves the energy, performance, and area of the digital circuits. With further scaling into sub-45nm regime, we are moving toward very low supply (VDD) and threshold voltages (VT), smaller VDD/VT ratio, high leakage current, and large ...
A new circuit style is proposed to tune the delay, subthreshold leakage (ISUB), and gate leakage (IG) of high fan-in multiplexer circuits, such as the FPGA Look-Up Table (LUT) and Switch-Box (SB), without increasing the Gate Induced Drain Leakage (GIDL) cu ...
The project consisted of two goals: to design and fabricate SAW sensors on lithium niobate chips with the best resolution photolithography in CMi and to study as many different devices as possible during the first fabrication runs to find the best layouts ...
This paper discusses the advantages of using a coding interface both to describe form and run performance simulations in the context of architectural design. It outlines the relevance of combining recent interest in the design community for parametric scri ...
With technology scaling reaching the fundamental limits of Si-CMOS in the near future, the semiconductor industry is in quest for innovation from various disciplines of integrated circuit (IC) design. At a fundamental level, technology forms the main drive ...
In this work, we present the technological constrains and limitations in the design of ultra-thin body Junctionless Vertical Slit Field Effect Transistor (JL VeSFET). A design space involving the intrinsic off-current, the sub-threshold swing, and the drai ...
