Publication

Analysis of Error Recovery Schemes for Networks on Chips

Giovanni De Micheli, Luca Benini, Srinivasan Murali
2005
Journal paper

Abstract

In this article, we discuss design constraints to characterize efficient error recovery mechanisms for the NoC design environment. We explore error control mechanisms at the data link and network layers and present the schemes' architectural details. We investigate the energy efficiency, error protection efficiency, and performance impact of various error recovery mechanisms.

Official source

https://infoscience.epfl.ch/record/59332?ln=en

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Analysis of Error Recovery Schemes for Networks on Chips

Graph Chatbot

Chat with Graph Search

Coded LoRa Frame Error Rate Analysis

Gaussian channel transmission of images and audio files using cryptcoding

Adaptive simulation-based framework for error characterization of inexact circuits

Coded LoRa Frame Error Rate Analysis

Gaussian channel transmission of images and audio files using cryptcoding

Adaptive simulation-based framework for error characterization of inexact circuits