Publication

Low-Power Adaptive Bias/Clock Generator Using 0.18um CMOS Technology for Multi-Core Continuous Voltage and Frequency Scaling

Related publications (79)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low-Power Adaptive Bias/Clock Generator Using 0.18um CMOS Technology for Multi-Core Continuous Voltage and Frequency Scaling

Graph Chatbot

Chat with Graph Search

A Front-End CMOS Interface Circuit With High Voltage Charge Pump and Oscillator for Capacitive Micromachined Ultrasonic Transducers

A Delay and Power Efficient Voltage Level Shifter with Low Leakage Power

Digital One-Shot Charge-balancing Method for Implantable Current-Mode Electrical Stimulation

Programmable Seizure Detector Using a 32-bit RISC Processor for Implantable Medical Devices

A Cryo-CMOS Oscillator With an Automatic Common-Mode Resonance Calibration for Quantum Computing Applications

A Cryo-CMOS Wideband Quadrature Receiver With Frequency Synthesizer for Scalable Multiplexed Readout of Silicon Spin Qubits

Reference Oversampling PLL Achieving −256-dB FoM and −78-dBc Reference Spur

Evidence of Smaller 1/F Noise in AlScN-Based Oscillators Compared to AlN-Based Oscillators

A 67-fsrms Jitter, −130 dBc/Hz In-Band Phase Noise, −256-dB FoM Reference Oversampling Digital PLL With Proportional Path Timing Control

Multi-level high-voltage power supply for dea application