Low-power and low-voltage analog baseband and quadrature frequency synthesizer
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
By using the polynomial formalism, the gain-bandwidth restrictions will be established in the case of the double broadband matching of an RL generator impedance and an RLC load. By using an automatic procedure based on the Gauss-Newton algorithm, the optim ...
Today's world of electronics becomes more and more digital and therefore CMOS becomes the dominant technology. A CMOS process compared to a bipolar process offers several advantages, mainly a low power consumption which is important for portable systems po ...
Tuning and high frequency capabilities and dynamic range performance of continuous-time oscillators and filters, using the weak inversion operation mode of a low-cost conventional 0.5 μm CMOS technology and multi-tanh linearisation technique are examined. ...
Until now, load modelling has encountered the following problems: on the one hand, the modelling method based on aggregating analytically the individual loads up to the bulk power level suffers from the uncertain composition obtained by statistics; on the ...
Modern applications in industry, navigation and medicine demand small and sensitive magnetic field sensors. In this thesis we have developed a new planar micro fluxgate magnetometer. High resolution, low power consumption and orthogonal fields detection ma ...
A low-power and low-voltage super-regenerative receiver operating at 1 GHz and implemented in a 0.35-μm CMOS process is described. The receiver includes an low-noise amplifier, a super-regenerative oscillator, an envelope detector, an AGC circuitry with sa ...
this paper describes a phase-locked loop (PLL) designed for clock multiplication in a LVDS transmitter. The PLL consists of a novel low-jitter charge-pump, a fully differential ring-oscillator based VCO, a dynamic-logic PFD, a 2nd order passive loop filter ...
This thesis aims at developing wireless systems with a strong emphasis on low-power consumption and low-voltage operation. The main technical objective is the development of a single cells battery operated fully integrated CMOS RF transceiver that fulfills ...
In the first part of the paper, also in this issue of the JOURNAL, the design of the frequency synthesizer and receiver section of an FSK transceiver was described. It operates in the 434-MHz ISM (Industrial, Scientific, Medical) band and is realized in a ...
The problem of energy optimization in multi-core systems (such as single-chip multiprocessors) where the individual energy demands of various processing elements are governed by instantaneous workload requirements is well defined in literature. The signifi ...
