Concepts associés (58)
Logic redundancy
Logic redundancy occurs in a digital gate network containing circuitry that does not affect the static logic function. There are several reasons why logic redundancy may exist. One reason is that it may have been added deliberately to suppress transient glitches (thus causing a race condition) in the output signals by having two or more product terms overlap with a third one. Consider the following equation: The third product term is a redundant consensus term. If switches from 1 to 0 while and , remains 1.
Small outline integrated circuit
A small outline integrated circuit (SOIC) is a surface-mounted integrated circuit (IC) package which occupies an area about 30–50% less than an equivalent dual in-line package (DIP), with a typical thickness being 70% less. They are generally available in the same pin-outs as their counterpart DIP ICs. The convention for naming the package is SOIC or SO followed by the number of pins. For example, a 14-pin 4011 would be housed in an SOIC-14 or SO-14 package.
Fan-out
En électronique et en complexité, le fan-out d'un fil électrique, ou d'une porte logique, ou d'un port de sortie d'un bloc, est le nombre maximal de blocs qui peuvent être connectés à la sortie de cet élément. Plus spécifiquement, dans l'étude théorique des circuits booléens, on parlera en français « d'arité sortante » ou de « sortance ». Si le fan-out d'une porte logique ou d'une bascule est trop petit, elle ne peut plus fournir suffisamment de courant pour transmettre son état aux entrées des blocs qui lui sont connectés : il est possible de la dupliquer afin de diviser par deux cette valeur, ou d'ajouter un arbre d'inverseurs pour répéter sa sortie.
Plastic Leaded Chip Carrier
Un boîtier de type PLCC (Plastic Leaded Chip Carrier) est un boîtier en plastique carré ou rectangulaire, portant des pattes de composants de type-“J” (à contacts plats) sur ses 4 côtés. Le nombre des pattes peut varier selon les types de 20 à 84. Elles sont espacées entre elles de 1,27 mm (0.05"). Les PLCCs sont conformes au standard JEDEC. L'un des avantages du boîtier PLCC est le gain de place du fait de l'utilisation de ses quatre côtés pour accéder au signaux du composant.
Diode logic
Diode logic (or diode-resistor logic) constructs AND and OR logic gates with diodes and resistors. An active device (vacuum tubes in early computers, then transistors in diode–transistor logic) is additionally required to provide logical inversion (NOT) for functional completeness and amplification for voltage level restoration, which diode logic alone can't provide. Since voltage levels weaken with each diode logic stage, multiple stages can't easily be cascaded, limiting diode logic's usefulness.
Rise time
In electronics, when describing a voltage or current step function, rise time is the time taken by a signal to change from a specified low value to a specified high value. These values may be expressed as ratios or, equivalently, as percentages with respect to a given reference value. In analog electronics and digital electronics, these percentages are commonly the 10% and 90% (or equivalently 0.1 and 0.9) of the output step height: however, other values are commonly used.
Subtractor
In electronics, a subtractor – a digital circuit that performs subtraction of numbers – can be designed using the same approach as that of an adder. The binary subtraction process is summarized below. As with an adder, in the general case of calculations on multi-bit numbers, three bits are involved in performing the subtraction for each bit of the difference: the minuend (), subtrahend (), and a borrow in from the previous (less significant) bit order position (). The outputs are the difference bit () and borrow bit .
Relay logic
Relay logic is a method of implementing combinational logic in electrical control circuits by using several electrical relays wired in a particular configuration. ladder logic The schematic diagrams for relay logic circuits are often called line diagrams, because the inputs and outputs are essentially drawn in a series of lines. A relay logic circuit is an electrical network consisting of lines, or rungs, in which each line or rung must have continuity to enable the output device.

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.