Publications associées à Porte de Toffoli

LUT-Based Hierarchical Reversible Logic Synthesis

We present a synthesis framework to map logic networks into quantum circuits for quantum computing. The synthesis framework is based on lookup-table (urn networks, which play a key role in conventional logic synthesis. Establishing a connection between LUT ...

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2019

Scaling-up ESOP Synthesis for Quantum Compilation

Giovanni De Micheli, Mathias Soeken, Bruno Schmitt Antunes

Today's rapid advances in quantum computing hardware call for scalable synthesis methods to map combinational logic represented as multi-level Boolean networks (e.g., an and inverter graph, AIG) to quantum circuits. Such synthesis process must yield revers ...

IEEE2019

Fluorescence lifetime imaging with a single-photon SPAD array using long overlapping gates: an experimental and theoretical study

Edoardo Charbon, Claudio Bruschini, Andrei Ardelean, Arin Can Ülkü

Developing large arrays of single-photon avalanche diodes (SPADs) with on-chip time-correlated single-photon counting (TCSPC) capabilities continues to be a difficult task due to stringent silicon real estate constraints, high data rates and system complex ...

2019

Local control theory for superconducting qubits

Ivano Tavernelli, Sara Bonella

In this work, we develop a method to design control pulses for fixed-frequency superconducting qubits coupled via tunable couplers based on local control theory, an approach commonly employed to steer chemical reactions. Local control theory provides an al ...

AMER PHYSICAL SOC2019

Phasor-based widefield FLIM using a gated 512×512 single-photon SPAD imager

Edoardo Charbon, Claudio Bruschini, Ivan Michel Antolovic, Arin Can Ülkü

Single-photon avalanche diode (SPAD) imagers can perform fast time-resolved imaging in a compact form factor, by exploiting the processing capability and speed of integrated CMOS electronics. Developments in SPAD imagers have recently made them compatible ...

2019

Co-integrated Subthermionic 2D/2D WSe2/SnSe2 Vertical Tunnel FET and WSe2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET

Mihai Adrian Ionescu, Matteo Cavalieri, Nicolò Oliva

In this work we report the fabrication, co-integration and resulting performance of 2D/2D van der Waals (vdW) Vertical p-type Tunnel FETs and p-MOSFETs in a WSe2/SnSe2 material system. We demonstrate the best ever reported combined performance in terms of ...

IEEE2019

SAT-based {CNOT, T} Quantum Circuit Synthesis

Giovanni De Micheli, Mathias Soeken, Giulia Meuli

The prospective of practical quantum computers has lead researchers to investigate automatic tools to program them. A quantum program is modeled as a Clifford+T quantum circuit that needs to be optimized in order to comply with quantum technology constrain ...

2018

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford+T Quantum Network Synthesis

Giovanni De Micheli, Mathias Soeken, Giulia Meuli

Currently, there is a large research interest and a significant economical effort to build the first practical quantum computer. Such quantum computers promise to exceed the capabilities of conventional computers in fields such as computational chemistry, ...

IEEE2018

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford plus T Quantum Network Synthesis

Giovanni De Micheli, Mathias Soeken, Giulia Meuli

ASSOC COMPUTING MACHINERY2018

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Porte de Toffoli

LUT-Based Hierarchical Reversible Logic Synthesis

Scaling-up ESOP Synthesis for Quantum Compilation

Impact of Classical Control Electronics on Qubit Fidelity

Fluorescence lifetime imaging with a single-photon SPAD array using long overlapping gates: an experimental and theoretical study

Local control theory for superconducting qubits

Phasor-based widefield FLIM using a gated 512×512 single-photon SPAD imager

Co-integrated Subthermionic 2D/2D WSe2/SnSe2 Vertical Tunnel FET and WSe2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET

SAT-based {CNOT, T} Quantum Circuit Synthesis

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford+T Quantum Network Synthesis

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford plus T Quantum Network Synthesis

Graph Chatbot

Chattez avec Graph Search

LUT-Based Hierarchical Reversible Logic Synthesis

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford plus T Quantum Network Synthesis

Scaling-up ESOP Synthesis for Quantum Compilation

Local control theory for superconducting qubits

Fluorescence lifetime imaging with a single-photon SPAD array using long overlapping gates: an experimental and theoretical study

A Best-Fit Mapping Algorithm to Facilitate ESOP-Decomposition in Clifford+T Quantum Network Synthesis

Phasor-based widefield FLIM using a gated 512×512 single-photon SPAD imager

Impact of Classical Control Electronics on Qubit Fidelity

SAT-based {CNOT, T} Quantum Circuit Synthesis

Co-integrated Subthermionic 2D/2D WSe2/SnSe2 Vertical Tunnel FET and WSe2 MOSFET on same flake: towards a 2D/2D vdW Dual-Transport Steep Slope FET