Êtes-vous un étudiant de l'EPFL à la recherche d'un projet de semestre?
Travaillez avec nous sur des projets en science des données et en visualisation, et déployez votre projet sous forme d'application sur GraphSearch.
Concept
MicroVAX
Résumé
The MicroVAX is a discontinued family of low-cost minicomputers developed and manufactured by Digital Equipment Corporation (DEC). The first model, the MicroVAX I, was introduced in 1983. They used processors that implemented the VAX instruction set architecture (ISA) and were succeeded by the VAX 4000. Many members of the MicroVAX family had corresponding VAXstation variants, which primarily differ by the addition of graphics hardware. The MicroVAX family supports Digital's VMS and ULTRIX operating systems. Prior to VMS V5.0, MicroVAX hardware required a dedicated version of VMS named MicroVMS.
The MicroVAX I, code-named Seahorse, introduced in October 1984, was one of DEC's first VAX computers to use very-large-scale integration (VLSI) technology. The KA610 CPU module (also known as the KD32) contained two custom chips which implemented the ALU and FPU while TTL chips were used for everything else. Two variants of the floating point chips were supported, with the chips differing by the type of floating point instructions supported, F and G, or F and D. The system was implemented on two quad-height Q-bus cards - a Data Path Module (DAP) and Memory Controller (MCT). The MicroVAX I used Q-bus memory cards, which limited the maximum memory to 4MiB. The performance of the MicroVAX I was rated at 0.3 VUPs, equivalent to the earlier VAX-11/730.
The MicroVAX II, code-named Mayflower, was a mid-range MicroVAX introduced in May 1985 and shipped shortly thereafter. It ran VAX/VMS or, alternatively, ULTRIX, the DEC native Unix operating system. At least one non-DEC operating system was available, BSD Unix from MtXinu.
It used the KA630-AA CPU module, a quad-height Q22-Bus module, which featured a MicroVAX 78032 microprocessor and a MicroVAX 78132 floating-point coprocessor operating at 5 MHz (200 ns cycle time). Two gate arrays on the module implemented the external interface for the microprocessor, Q22-bus interface and the scatter-gather map for DMA transfers over the Q22-Bus.
Source officielle
À propos de ce résultat
Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.