Philip Brisk, Hadi Parandeh Afshar
To improve FPGA performance for arithmetic circuits, this paper proposes a new architecture for FPGA logic cells that includes a 6:2 compressor. The new cell features additional fast carry-chains that concatenate adjacent compressors and can be routed loca ...
Acm Order Department, P O Box 64145, Baltimore, Md 21264 Usa2008