Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon
Publications associées (108)
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
The quickening pace of the MOSFET technology scaling has pushed the MOSFET dimension towards 10 nanometer channel length, where it is going to face the following fundamental and performance limiting factors: (i) electrostatic limits, (ii) source to drain t ...
We studied the photo-Hall mobility and the photo-Hall density of modulation-doped field-effect transistor structures using either an InGaAs alloy channel or a short-period superlattice channel. In defining the short-period superlattice channel we changed t ...
An original method for the extraction of FET parameters at low drain bias is presented. It is based on a simple linear charge-control model and on a power-law dependence (with an exponent k > 0 for GaAs/AlGaAs MODFET's and k < 0 for Si-MOSFET's) of the low ...
The transient and static behavior of an insulated gate bipolar transistor (IGBT) are analyzed through finite elements simulations and physically based equations. The standard model using a bipolar transistor driven by a MOSFET is abandoned for three partia ...
The Ward-Dutton (WD) partitioning scheme [IEEE Trans. Electron Devices, vol. ED-27, p. 1571, Aug. 1980] is used extensively to develop transient and high-frequency advanced compact models for MOSFET devices. Recently, it has been shown that WD partitioning ...
Using the tip of an atomic force microscope, we have manipulated individual carbon nanotubes on a patterned substrate, and have fabricated model nanodevices, including a room temperature field-effect transistor with a channel only 1.6 nm wide, as well as s ...
InAlAs/InGaAs/InP based high electron mobility transistor devices have been structurally and electrically characterized, using transmission electron microscopy and Raman spectroscopy and measuring Hall mobilities. The InGaAs lattice matched channels, with ...
In this paper we investigate the mobility enhancement due to strain in bended NW MOSFETs. Stress of 200MPa to 2GPa, induced by thermal oxidation, is measured in suspended NW FETs by Raman spectroscopy. Mobility enhancement of more than 100% is observed. Pe ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2007