Publication

A Low-Noise CMOS Receiver Frontend for MRI

Publications associées (38)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

A Low-Noise CMOS Receiver Frontend for MRI

Graph Chatbot

Chattez avec Graph Search

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

An efficient initialization mechanism of neurons for Winner Takes All Neural Network implemented in the CMOS technology

A 15 mu W 5.5 kS/s Resistive Sensor Readout Circuit with 7.6 ENOB

Multisite monitoring of choline using biosensor microprobe arrays in combination with CMOS circuitry

Offset Compensation Based on Distributed Hall Cell Architecture

Offset Compensation Based on Distributed Hall Cell Architecture

A 35mW 8 b 8.8 GS/s SAR ADC with Low-Power Capacitive Reference Buffers in 32nm Digital SOI CMOS

Low-Power Circuits and Systems Design for Data Acquisition and Transmission in a Wireless Cortical Implant

Label-free, direct DNA detection by means of a standard CMOS electronic chip

A Fully Integrated 0.18-um CMOS Transceiver Chip for X-Band Phased-Array Systems

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

An efficient initialization mechanism of neurons for Winner Takes All Neural Network implemented in the CMOS technology

A 15 mu W 5.5 kS/s Resistive Sensor Readout Circuit with 7.6 ENOB

Low-Power Circuits and Systems Design for Data Acquisition and Transmission in a Wireless Cortical Implant

Label-free, direct DNA detection by means of a standard CMOS electronic chip

Multisite monitoring of choline using biosensor microprobe arrays in combination with CMOS circuitry

Offset Compensation Based on Distributed Hall Cell Architecture

A Fully Integrated 0.18-um CMOS Transceiver Chip for X-Band Phased-Array Systems

Offset Compensation Based on Distributed Hall Cell Architecture

A 35mW 8 b 8.8 GS/s SAR ADC with Low-Power Capacitive Reference Buffers in 32nm Digital SOI CMOS