Power Efficient Hardware Implementation of a Fuzzy Neural Network

Rafal Tomasz Dlugosz
Technical University of Lodz, 2010
Article de conférence

This paper presents a digital, transistor level implemented neo-fuzzy neural network. This type of neural network is particularly well suited for real-time applications like those encountered in signal processing and nonlinear system identification. We consider in detail a flexible reconfigurable circuit of a single nonlinear synapse of this network. When combining such circuits, single-layer or multilayer networks can be designed. The advantages of the proposed circuit come in the form of reduced redundancy, high data rate due to parallel operation, low power consumption, and an overall flexibility of system configuration.

À propos de ce résultat

Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.

Concepts associés

Chargement

Publications associées

Chargement

Rafal Tomasz Dlugosz
Technical University of Lodz, 2010
Article de conférence

Résumé

Official source

https://infoscience.epfl.ch/record/163393?ln=fr

À propos de ce résultat

Concepts associés (16)

Concepts associés

Chargement

Publications associées (60)

Publications associées

Chargement

Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology

Rafal Tomasz Dlugosz

This paper presents a programmable analog current-mode circuit used to calculate the distance between two vectors of currents, following two distance measures. The Euclidean (L2) distance is commonly used. However, in many situations, it can be replaced with the Manhattan (L1) one, which is computationally less intensive, whose realization comes with less power dissipation and lower hardware complexity. The presented circuit can be easily reprogrammed to operate with one of these distances. The circuit is one of the components of an analog winner takes all neural network (NN) implemented in the complementary metal-oxide-semiconductor 0.18-mu m technology. The learning process of the realized NN has been successfully verified by the laboratory tests of the fabricated chip. The proposed distance calculation circuit (DCC) features a simple structure, which makes it suitable for networks with a relatively large number of neurons realized in hardware and operating in parallel. For example, the network with three inputs occupies a relatively small area of 3900 mu m(2). When operating in the L2 mode, the circuit dissipates 85 mu W of power from the 1.5 V voltage supply, at maximum data rate of 10 MHz. In the L1 mode, an average dissipated power is reduced to 55 mu W from 1.2 V voltage supply, while data rate is 12 MHz in this case. The given data rates are provided for the worst case scenario, where input currents differ by 1%-2% only. In this case, the settling time of the comparators used in the DCC is quite long. However, that kind of situation is very rare in the overall learning process.

Institute of Electrical and Electronics Engineers2016

Chargement

Realization of the Conscience Mechanism in CMOS Implementation of Winner-Takes-All Self-Organizing Neural Networks

Rafal Tomasz Dlugosz

This paper presents a complementary metal–oxide– semiconductor (CMOS) implementation of a conscience mechanism used to improve the effectiveness of learning in the winnertakes- all (WTA) artificial neural networks (ANNs) realized at the transistor level. This mechanism makes it possible to eliminate the effect of the so-called “dead neurons,” which do not take part in the learning phase competition. These neurons usually have a detrimental effect on the network performance, increasing the quantization error. The proposed mechanism comes as part of the analog implementation of the WTA neural networks (NNs) designed for applications to ultralow power portable diagnostic devices for online analysis of ECGbiomedical signals. The study presents Matlab simulations of the network’s model, discusses postlayout circuit level simulations and includes results of measurement completed for the physical realization of the circuit.

Institute of Electrical and Electronics Engineers2010

Chargement

CMOS Implementation of Low Power Kohonen’s Neural Network for Medical Applications

Rafal Tomasz Dlugosz

Recently, artificial intelligence (AI) systems gain an increasing popularity and their development is fast. One of the most important fields of the AI system development are artificial neural networks (ANN’s) which, due to continuous progress in microelectronics and integrated circuits (IC) manufacturing, can be realized as large integrated blocks. Designers of such IC ANN’s take inspiration from biological networks. Networks of this type operate with analog signals, include a big number of neurons and a still bigger number of interconnections between them and, as a result, are able to process the information in parallel on a large scale. Recent advances in digital CMOS technologies enable implementation of different analog circuits in a VLSI integrated circuit form. The design and optimization efforts go towards reducing power dissipation, which is especially important in various diagnostic applications.

2007

Chargement

Appareil électronique de faible puissance

Un appareil électronique de faible puissance est un appareil électronique qui a été conçu pour utiliser peu de puissance électrique, par exemple un ultraportable. Histoire Montre

Circuit intégré

Le circuit intégré (CI), aussi appelé puce électronique, est un composant électronique, basé sur un semi-conducteur, reproduisant une ou plusieurs fonctions électroniques plus ou moins complexes, in

Traitement du signal

Le traitement du signal est la discipline qui développe et étudie les techniques de traitement, d'analyse et d' des . Parmi les types d'opérations possibles sur ces signaux, on peut dénoter le contr