Gate modulation in carbon nanotube field effect transistors-based NH3 gas sensors
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
An original method for the extraction of FET parameters at low drain bias is presented. It is based on a simple linear charge-control model and on a power-law dependence (with an exponent k > 0 for GaAs/AlGaAs MODFET's and k < 0 for Si-MOSFET's) of the low ...
We fabricated field-effect transistors based on individual single- and multi-wall carbon nanotubes and analyzed their performance. Transport through the nanotubes is dominated by holes and, at room temperature, it appears to be diffusive rather than ballis ...
This paper presents a process for the co-fabrication of self-aligned NMOS and single electron transistors made by gated polysilicon wires. The realization of SET–MOS hybrid architectures is also reported. The proposed process exploits an original low energ ...
This work reports on the analysis of high voltage lateral devices. Two different architectures, self-aligned LDMOS and non-self-aligned XDMOS are presented and used in this work. For the separation of the physical effects that take place inside the HV devi ...
A detailed analysis of capacitance behavior of high-voltage MOSFET (HV-MOS), for example, LDMOS, using device simulation is made. The impact of lateral nonuniform doping and drift region are separately analyzed. It is shown that the peaks in C-GD and C-GS ...
Boltzmann electron energy distribution poses a fundamental limit to lowering the energy dissipation of conventional MOS devices, a minimum increase of the gate voltage, i.e. 60 mV, is required for a 10-fold increase in drain-to-source current at 300 K. Neg ...
