Publication

Heterogeneous integration of ReRAM crossbars in a CMOS foundry chip

Publications associées (35)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Heterogeneous integration of ReRAM crossbars in a CMOS foundry chip

Graph Chatbot

Chattez avec Graph Search

Single-Photon Techniques for Standard CMOS Digital ICs

Microelectronics Meets Biology

Selective Redundancy-Based Design Techniques for the Minimization of Local Delay Variations

Energy efficiency enhancement of sub-threshold digital CMOS

Ultra-Sensitive Capacitive Detection Based on SGMOSFET Compatible With Front-End CMOS Process

Full-wafer fabrication by nanostencil lithography of micro/nanomechanical mass sensors monolithically integrated with CMOS

MOS current-mode logic standard cells for high-speed low-noise applications

Design and Realization of a Fault-Tolerant 90nm Cryptographic Engine Capable of Performing under Massive Defect Density

Full wafer integration of NEMS on CMOS by nanostencil lithography

Full wafer integration of NEMS on CMOS by nanostencil lithography

Full-wafer fabrication by nanostencil lithography of micro/nanomechanical mass sensors monolithically integrated with CMOS

Full wafer integration of NEMS on CMOS by nanostencil lithography

Selective Redundancy-Based Design Techniques for the Minimization of Local Delay Variations

Design and Realization of a Fault-Tolerant 90nm Cryptographic Engine Capable of Performing under Massive Defect Density

Ultra-Sensitive Capacitive Detection Based on SGMOSFET Compatible With Front-End CMOS Process

MOS current-mode logic standard cells for high-speed low-noise applications

Energy efficiency enhancement of sub-threshold digital CMOS

Full wafer integration of NEMS on CMOS by nanostencil lithography

Single-Photon Techniques for Standard CMOS Digital ICs

Microelectronics Meets Biology