Publication

Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology

Publications associées (129)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology

Graph Chatbot

Chattez avec Graph Search

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-Vt Domain By Architectural Folding

A Current Sensing Completion Detection Method for Asynchronous Pipelines Operating In the Sub-threshold Regime

Improving Power-Delay Performance of Ultra Low-Power Subthreshold SCL Circuits

A 16-bit, 150-μW, 1-kS/s ADC with hybrid incremental and cyclic conversion scheme

A Low Power Current-Mode Binary-Tree WTA / LTA Circuit for Kohonen Neural Networks

A 4-Stream 802.11n Baseband Transceiver in 0.13 mu m CMOS

A 4-Stream 802.11n Baseband Transceiver in 0.13 mu m CMOS

Lukasiewicz Fuzzy Logic Networks and Their Ultra Low Power Hardware Implementation

Fault-Tolerance and Reliability of Post-CMOS Systems: a Circuit Perspective

Improving Power-Delay Performance of Ultra Low-Power Subthreshold SCL Circuits

Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design

A Current Sensing Completion Detection Method for Asynchronous Pipelines Operating In the Sub-threshold Regime

Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-Vt Domain By Architectural Folding

A 16-bit, 150-μW, 1-kS/s ADC with hybrid incremental and cyclic conversion scheme

A Low Power Current-Mode Binary-Tree WTA / LTA Circuit for Kohonen Neural Networks

Lukasiewicz Fuzzy Logic Networks and Their Ultra Low Power Hardware Implementation

Fault-Tolerance and Reliability of Post-CMOS Systems: a Circuit Perspective

A 4-Stream 802.11n Baseband Transceiver in 0.13 mu m CMOS

A 4-Stream 802.11n Baseband Transceiver in 0.13 mu m CMOS