Publication

Network-on-chip using request and reply trees for low-latency processor-memory communication