Eight different miniaturised flow-through cell configurations with integrated capacitive EIS (electrolyte-insulator-semiconductor) structures have been fabricated at wafer level. The EIS structures have been prepared by means of Si technique (electron-beam ...
2005