Numerical simulations of hole carrier selective contacts in p-type c-Si solar cells
Graph Chatbot
Chattez avec Graph Search
Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.
AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.
Using Grazing-incidence small-angle scattering (GISAXS) technique we investigated the surface morphology of polymer films spin-coated on different silicon substrates. As substrates we used either technologically smooth silicon wafers or the same silicon wa ...
This paper presents a novel technological and design study of optical guided- wave MicroElectroMechanical Systems (MEMS) switch. We work on a concept of hermetic assembly in which a MEMS wafer is covered (top-down) by a crossing optical waveguide wafer. Th ...
We describe the VLSI implementation of MIMO detectors that exhibit close-to optimum error-rate performance, but still achieve high throughput at low silicon area. In particular algorithms and VLSI architectures for sphere decoding (SD) and K-best detection ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2006
During atomic layer deposition of high permittivity (high-k) metal oxide gate dielectrics, an interfacial layer (IL) containing SiOx between high-k dielectric and Si substrate is almost unavoidable. However, an Al(CH3)(3) (TMA) pretreatment for 3600 s on H ...
We study the interfacial electronic properties of a model Si-SiO2-Si structure which is intended to simulate the substrate-oxide-polysilicon stack in metal-oxide-semiconductor devices. The structural properties of this model are shown to match closely thos ...
Eight different miniaturised flow-through cell configurations with integrated capacitive EIS (electrolyte-insulator-semiconductor) structures have been fabricated at wafer level. The EIS structures have been prepared by means of Si technique (electron-beam ...
Recent developments are going towards miniaturized devices and structures. Besides advanced photolithography techniques, complementary patterning methods are evolving. Among them is the nanostencil technique. Schematic overview of setup in operation: the s ...
We present a lamellar grating interferometer realized with microelectromechanical system technology. It is used as a time-scanning Fourier-transform spectrometer. The motion is carried out by an electrostatic comb drive actuator fabricated by silicon micro ...
A novel mechanical structure design with reduced deflection offset is reported. This design offers a batch processing solution to a well-known problem in the fabrication of very thin crystalline silicon structures, that is initial bending due to anchoring ...