Publication

Instruction-level parallelism for low-power embedded processors