Lecture

Memory Cells Evolution

Description

This lecture discusses the historical evolution of memory cells per chip, following Moore's Law, and the increasing importance of memory in semiconductor markets. It covers the architecture of SRAM and DRAM, memory testing techniques, fault models like SAF, TF, DRF, CF, and NPSF, and March tests concepts. The instructor explains the GALPAT and walking 1/0 tests, linked faults, and masking in memory testing.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.