Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of Graph Search.
Lecture
VHDL for Simulation & Testbenches
Description
This lecture covers VHDL for simulation, including the basic constructs and the verification and simulation process. It explains how to debug VHDL code, introduces the concept of time in simulations, and details delayed signal assignments in VHDL. The lecture also discusses event-based simulation of VHDL, the simulation schedule for synchronous circuits, and the creation of testbenches for simulating digital systems.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.