Lecture

Timing Verification and Optimization

Description

This lecture covers timing verification and optimization in digital circuits, focusing on checking speed, I/O delay constraints, and cycle-time constraints. It explains gate and network delay modeling, virtual gates, and signal propagation computation. Examples illustrate delay calculations, required data-ready times, and sensitizable paths. The concept of topological critical paths, static co-sensitization, false path detection tests, and important problems in circuit timing are also discussed.

This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.

Watch on Mediaspace
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.