Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of Graph Search.
This lecture covers timing verification and optimization in digital circuits, focusing on checking speed, I/O delay constraints, and cycle-time constraints. It explains gate and network delay modeling, virtual gates, and signal propagation computation. Examples illustrate delay calculations, required data-ready times, and sensitizable paths. The concept of topological critical paths, static co-sensitization, false path detection tests, and important problems in circuit timing are also discussed.
This video is available exclusively on Mediaspace for a restricted audience. Please log in to MediaSpace to access it if you have the necessary permissions.
Watch on Mediaspace