Lecture

Delay Models: Resistance, Capacitance, and Inductance

Description

This lecture covers the calculation of resistance in uniform slabs and diffusion layers, the sheet resistance in CMOS technology, and the capacitance of MOS transistors. It also discusses the Elmore delay model, power dissipation, PVT variations, and the impact of temperature, power supply voltage, and process variations on IC design.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.