Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of Graph Search.
Lecture
Logical Effort: Fundamentals of VLSI Design
Description
This lecture covers the Logical Effort method for optimizing logic delay, including technology-independent delay models, intrinsic delay derivation, and gate sizing impact. It explains the path delay calculation with Logical Effort and provides examples of gate delay and gate sizing impact.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.