Siang-Yun Lee

This person is no longer with EPFL

Biography

Siang-Yun Lee is a Ph.D. student at the Integrated Systems Laboratory at EPFL, Switzerland led by Prof. Giovanni De Micheli. She graduated from the Department of Electrical Engineering of National Taiwan University in 2019, where she worked with Prof. Jie-Hong Roland Jiang on threshold logic synthesis. Her research interests include logic synthesis and computational neuroscience.

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related publications (13)

Please note that this is not a complete list of this person’s publications. It includes only semantically relevant works. For a full list, please refer to Infoscience.

People doing similar research (10)

Siang-Yun Lee

Technology-Aware Logic Synthesis for Superconducting Electronics

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization

Technology-Aware Logic Synthesis for Superconducting Electronics