Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
we report a new single photon avalanche diode (SPAD) implemented in a commercially available high-voltage CMOS technology. The SPAD was designed with relatively low-doped layers to form p-/n- junction, instead of commonly adopted p+/n- or n+/p- structures. ...
Ieee Service Center, 445 Hoes Lane, Po Box 1331, Piscataway, Nj 08855-1331 Usa2007
This article presents a power-efficient and low-voltage CMOS output driver circuit based on low-voltage differential signaling (LVDS) standard. To reduce the ringing at the output of the proposed driver circuit and simultaneously keep the power consumption ...
The authors investigate 2 mu m gate-length InAlN/GaN metal-oxide-semiconductor high-electron-mobility transistors (MOS HEMTs) with 12 nm thick Al2O3 gate insulation. Compared to the Schottky barrier (SB) HEMT with similar design, the MOS HEMT exhibits a ga ...
In this work, MOS Current Mode Logic (MCML) is analyzed for low power, low noise, mixed signal applications demanding high security such as embedded cryptographic processors and smart cards. We emphasize the possible extension of MCML gate usage for low sp ...
Hybrid asymmetric multi-level inverters promise significant improvements for medium-voltage industrial drives. Floating sub inverters without feeding can only supply reactive power. An on-line non-linear model-predictive controller stabilizes their interme ...
We present a new scalable architecture for the realization of fully programmable rank order filters (ROF). Capacitive Threshold Logic (CTL) gates are utilized for the implementation of the multi-input programmable majority (voting) functions required in th ...
An implementation of a dynamic supply RF power amplifier (PA) in 0.11 mu m CMOS technology occupying a total area of 1.35mm(2) is presented. Two-tone measurement results at 2.4 and 5.2GHz show that the system can deliver over 16dBm linear output power with ...
This paper presents a detailed analysis of CSL (Current Steering Logic) [1] and compares its characteristics with FSCL (Folded Source Coupled Logic) [1,2,3], two logic families intended to be applied in mixed-mode CMOS circuits. These logic families genera ...
This graduate textbook in computer engineering offers a modern, up-to-date look at computer aided design of VLSI circuits at the functional and logic level by addressing an interesting topic in CAD for digital circuits: design synthesis of detailed specifi ...
