Silicon compiler

A silicon compiler is a electronic design automation software tool that is used for high-level synthesis of integrated circuits. Such tool takes a user's specification of a IC design as input and automatically generates an integrated circuit (IC) design files as output for further fabrication by the seminconductor fabrication plant or manually from discrete components. The process is sometimes referred to as hardware compilation. The silicon compiler may use vendor's Process Design Kit for the production. Silicon compilation takes place in three major steps: Use high level C to HDL converter Convert a hardware-description language such as Verilog or VHDL into logic (typically in the form of a "netlist"). Place equivalent logic gates on the IC. Silicon compilers typically use standard-cell libraries provided by manufacturers so that they do not have to worry about the actual integrated-circuit layout and can focus on the placement. Routing the standard cells together to form the desired logic. Silicon compilation was first described in 1979 by David L. Johannsen, under the guidance of his thesis adviser, Carver Mead. Johannsen, Mead, and Edmund K. Cheng subsequently founded Silicon Compilers Inc. (SCI) in 1981. Edmund Cheng designed an Ethernet Data Link Controller chip in 1981–82 using structured design methodology, in order to drive the software and circuit-library development at SCI. The project went from concept to chip specification in 3 months, and from chip specification to tape-out in 5 months. Fabricated using a 3-micron NMOS process, the chip measured 50,600 square mils in die area, and was being marketed and manufactured in volume-production by 1983 under license from SCI. John Wawrzynek at Caltech used some of the earliest silicon compilers in 1982 as part of the "Yet Another Processor Project" (YAPP), akin to YACC. In 1983–84, the SCI team designed and implemented the data-path chip used in the MicroVAX in seven months. MicroVAX's data-path chip contains the entire 32-bit processor, except its microcode store and control-store sequencer, and contains 37,000 transistors.

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Related concepts (5)

Related courses (2)

Related lectures (4)

CS-472: Design technologies for integrated systems

Hardware compilation is the process of transforming specialized hardware description languages into circuit descriptions, which are iteratively refined, detailed and optimized. The course presents a

EE-490(b): Lab in EDA based design

The goal of this lab is to get a working knowledge on the use of industrial state-of-the-art EDA (Electronic Design Automation) tools and design kits for the design of analog and digital integrated ci

High-level synthesis

High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior. Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from low-level circuit mechanics such as clock-level timing.

Hardware description language

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits. A hardware description language enables a precise, formal description of an electronic circuit that allows for the automated analysis and simulation of an electronic circuit.

Silicon compiler

Nanogap Electrodes: Electromigration and Modeling MICRO-435: Quantum and nanocomputing

Explores the synergy between nanomaterial and CMOS electronics for (bio)sensing applications, focusing on the electromigration method for nanogap electrodes.

Automatic Synthesis of OS Code

Covers the automatic synthesis of OS code to ease the burden of developers in configuring translation hardware.

Layout of Analog CMOS IC EE-320: IC design I

Covers the layout of analog CMOS ICs, including matching transistors and dealing with parasitics and fabrication asymmetry.