Lecture

Layout of Analog CMOS IC

Description

This lecture covers the process of drawing a layout in Cadence, focusing on the layout of analog CMOS ICs. Topics include the use of multiple fingers, matching single transistors, parasitics in transistors, and asymmetry due to fabrication.

Instructor
sint ullamco non
Qui cillum consequat dolor est velit id officia ipsum laborum adipisicing. In eiusmod sit id amet dolor. Nostrud non deserunt nostrud excepteur exercitation commodo veniam culpa incididunt sunt anim voluptate fugiat. Tempor labore ullamco Lorem irure. Consectetur consequat ea excepteur cillum consequat labore aute sint labore adipisicing pariatur aliquip nostrud mollit.
Login to see this section
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.