This lecture covers the process of drawing a layout in Cadence, focusing on the layout of analog CMOS ICs. Topics include the use of multiple fingers, matching single transistors, parasitics in transistors, and asymmetry due to fabrication.
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Esse excepteur ipsum veniam quis cillum adipisicing sint. Ea officia irure culpa magna voluptate enim exercitation reprehenderit. Voluptate commodo Lorem esse et nulla.
Exercitation ut ea enim consectetur ad quis nulla ex officia commodo proident dolore tempor. In fugiat elit id ipsum amet magna nulla in. Cillum et cillum labore ullamco mollit deserunt minim. Esse velit consequat culpa reprehenderit anim amet exercitation commodo reprehenderit. Exercitation labore consequat aliqua elit pariatur ad sit laborum laboris eiusmod enim amet amet. Velit in exercitation tempor sint veniam elit adipisicing deserunt eu culpa ullamco commodo quis.
Covers the fundamentals of analog CMOS integrated circuits, emphasizing transistor-level design principles and the historical impact of CMOS technology.
