This lecture covers the process of drawing a layout in Cadence, focusing on the layout of analog CMOS ICs. Topics include the use of multiple fingers, matching single transistors, parasitics in transistors, and asymmetry due to fabrication.
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Laborum eiusmod adipisicing esse velit reprehenderit culpa cillum ad id. Consectetur velit fugiat aliquip nisi adipisicing anim magna incididunt sunt nulla nisi. Aliquip qui adipisicing occaecat id eu nostrud amet ea minim irure quis labore. Eiusmod sit ut labore fugiat est. Sit velit cupidatat aliquip irure reprehenderit. Duis cillum commodo excepteur est exercitation voluptate voluptate quis occaecat cillum labore ad officia. Commodo dolore duis consectetur sint aliquip.
Commodo cupidatat nisi non adipisicing nostrud. Magna qui aliqua dolore ad labore nulla sunt commodo exercitation ullamco velit incididunt nostrud. Ea duis et proident dolore nulla. Non ipsum voluptate labore velit.
Covers the fundamentals of analog CMOS integrated circuits, emphasizing transistor-level design principles and the historical impact of CMOS technology.
